Loading...
conference paper
A 58mW 1.2 mm 2 HSDPA Turbo Decoder ASIC in 0.13 μm CMOS
2008
2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
This paper presents the implementation of the 1.2 mm2 HSDPA turbo decoder ASIC in 0.13 mum CMOS achieves a measured maximum frequency of 246 MHz, which translates to a maximum throughput of 20.2 Mb/s at 5.5 iterations. The peak throughput of 10.8 Mb/s required for HSDPA is achieved at 58 mW and an energy efficiency of 0.7 nJ/b/iter. The number of iterations versus input SNR, as determined by the implemented stopping criterion, and corresponding power measurements.
Type
conference paper
Web of Science ID
WOS:000262328200010
Authors
Publication date
2008
Published in
2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
Start page
264
End page
265+612
Peer reviewed
REVIEWED
EPFL units
Event name | Event place | Event date |
San Francisco, CA | Feb 03-07, 2008 | |
Available on Infoscience
June 6, 2011
Use this identifier to reference this record