Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region
In this work a double-gate pentacene TFT architecture is presented. The devices are fabricated on a polyimide substrate using three aligned levels of stencil lithography along with standard photolithography, which enable a soft yet well controlled device processing. The benefic impact of the top gate voltage control to reduce the leakage current and significantly improve the subthreshold swing of the device is demonstrated. Moreover, this original design show good promise for the enhancement of Ion/Ioff TEF characteristics.
Cite this item
Cvetkovic, N. V., Tsamados, D., Sidler, K., Bhandari, J., Savu, V., Brugger, J., & Ionescu, A. M. (2009). Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region. Proceedings of the 39th European Solid-State Device Research Conference (ESSDERC), 205–208. https://doi.org/10.1109/ESSDERC.2009.5331352
Click Copy to copy the citation, or select the text manually.
Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region.pdf
restricted
3.29 MB
Adobe PDF
9aa05772d25bab52cc5e74a263373f5c