conference paper
Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region
2009
Proceedings of the 39th European Solid-State Device Research Conference (ESSDERC)
In this work a double-gate pentacene TFT architecture is presented. The devices are fabricated on a polyimide substrate using three aligned levels of stencil lithography along with standard photolithography, which enable a soft yet well controlled device processing. The benefic impact of the top gate voltage control to reduce the leakage current and significantly improve the subthreshold swing of the device is demonstrated. Moreover, this original design show good promise for the enhancement of Ion/Ioff TEF characteristics.
Type
conference paper
Author(s)
Date Issued
2009
Publisher
Published in
Proceedings of the 39th European Solid-State Device Research Conference (ESSDERC)
Start page
205
End page
208
Subjects
Editorial or Peer reviewed
REVIEWED
Written at
EPFL
Event name | Event place | Event date |
Athens, Greece | September 14-18, 2009 | |
Use this identifier to reference this record