Loading...
conference paper not in proceedings
A Background Calibration Method for DAC Mismatch Correction in Multibit Sigma-Delta Modulators
A topology for the calibration of DAC errors in multi-bit sigma delta modulators is presented. The proposed technique enables the calibration to proceed in the background. In this technique, two DACs are used in a time-interleaved fashion. One DAC is calibrated at a time while the other is connected to the modulator. The technique is demonstrated by a design in UMC 0.18 µm CMOS technology which shows a very competitive figure of merit of 78fJ/Conv-Step. The extensive simulation results are presented to validate the results.
Use this identifier to reference this record
Loading...
Name
Chip Done.doc
Access type
openaccess
Size
2.46 MB
Format
Microsoft Word
Checksum (MD5)
74432d01253b86fb3e39befb42bb7d93