Nanowire junctionless ISFET noise model in Verilog-A
In this paper, we validate the Verilog-A implementation of the nanowire ISFET model. Based on the developed code and EKV formalism, the flicker noise of the nanowire ISFET was studied. The Verilog-A code was validated by comparing the data obtained from the circuit simulator with corresponding data from COMSOL simulations. The good agreement between these simulations demonstrates the accuracy of the code and readout circuit. This noise analysis predicts the dependence of nanowire ISFET flicker noise on different system parameters. This approach is dedicated to assist designers in optimising the device before its implementation.
Cite this item
Yezakyan, N., Yesayan, A., & Sallese, J. M. (2024). Nanowire junctionless ISFET noise model in Verilog-A. International Journal of Electronics Letters. https://doi.org/10.1080/21681724.2024.2437361
Click Copy to copy the citation, or select the text manually.
2-s2.0-85211583242
2024-12-10
REVIEWED
EPFL