Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Computing with Ferroelectric FETs: Devices, Models, Systems, and Applications
 
conference paper

Computing with Ferroelectric FETs: Devices, Models, Systems, and Applications

Aziz, A
•
Breyer, ET
•
Chen, An  
Show more
2018
Design, Automation and Test in Europe Conference and Exhibition (DATE)
Proceedings Of The 2018 Design, Automation & Test In Europe Conference & Exhibition (Date)

In this paper, we consider devices, circuits, and systems comprised of transistors with integrated ferroelectrics. Said structures are actively being considered by various semiconductor manufacturers as they can address a large and unique design space. Transistors with integrated ferroelectrics could (i) enable a better switch (i.e., offer steeper subthreshold swings), (ii) are CMOS compatible, (iii) have multiple operating modes (i.e., I-V characteristics can also enable compact, 1-transistor, non-volatile storage elements, as well as analog synaptic behavior), and (iv) have been experimentally demonstrated (i.e., with respect. to all of the aforementioned operating modes). These device level characteristics offer unique opportunities at the circuit, architectural, and system-level, and are considered here from device, circuit/architecture, and foundry-level perspectives.

  • Details
  • Metrics
Type
conference paper
DOI
10.23919/DATE.2018.8342213
Author(s)
Aziz, A
Breyer, ET
Chen, An  
Chen, XM
Datta, S
Gupta, SK
Hoffmann, M
Hu, XBS
Ionescu, A  
Jerry, M
Show more
Date Issued

2018

Publisher

IEEE

Published in
Design, Automation and Test in Europe Conference and Exhibition (DATE)
ISBN of the book

978-3-9819-2630-9

Series title/Series vol.

Design Automation and Test in Europe Conference and Exhibition

Start page

1289

End page

1298

Subjects

field-effect transistors

•

negative capacitance

•

logic

•

circuit

•

design

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
NANOLAB  
Event nameEvent placeEvent date
Proceedings Of The 2018 Design, Automation & Test In Europe Conference & Exhibition (Date)

Dresden, GERMANY

Mar 19-23, 2018

Available on Infoscience
November 8, 2018
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/150016
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés