research article
Low-distortion switched-capacitor event-driven analogue to-digital converter
An event-driven analogue-to-digital converter (ADC) architecture is proposed. The proposed architecture has less sensitivity to amplifier and DAC nonlinearity, and reduces the swing and dynamic common-mode range requirement of the operational transconductance amplifier and comparators, respectively. The efficiency of the ADC is confirmed by detailed circuit simulations.
Type
research article
Web of Science ID
WOS:000282285800012
Date Issued
2010
Published in
Volume
46
Issue
20
Start page
1373
End page
1374
Editorial or Peer reviewed
REVIEWED
Written at
EPFL
EPFL units
Available on Infoscience
April 7, 2011
Use this identifier to reference this record