Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. A 500 x 500 Dual-Gate SPAD Imager With 100% Temporal Aperture and 1 ns Minimum Gate Length for FLIM and Phasor Imaging Applications
 
research article

A 500 x 500 Dual-Gate SPAD Imager With 100% Temporal Aperture and 1 ns Minimum Gate Length for FLIM and Phasor Imaging Applications

Wayne, Michael  
•
Ulku, Arin  
•
Ardelean, Andrei  
Show more
May 16, 2022
Ieee Transactions On Electron Devices

In this article, we report on SwissSPAD3 (SS3), a 500 x 500 pixel single-photon avalanche diode (SPAD) array, fabricated in 0.18-mu m CMOS technology. In this sensor, we introduce a novel dual-gate architecture with two contiguous temporal windows, or gates, guaranteed by the circuit architecture to be nonoverlapping and covering the totality of the sensor's exposure period. The gates can be adjusted with a temporal resolution of 17.9 ps, and the minimum measured gate width is 0.99 ns; to our knowledge, the shortest reported to date among large-format SPAD imagers. In the dual-channel mode, the burst frame rate is 49.8 and 97.7 kframes/s in the single-channel mode. A 2690-MB/s PCI express (PCIe) interface has been added to the data acquisition framework, enabling continuous operation at approximately 44 and 88 kframes/s. Due to optimizations of the gate-signal tree, we achieved a significant reduction to gate skew and gate width variation, which is negligible with respect to the SPAD temporal jitter. These improvements, along with sub-10-cps dark count rate (DCR) per pixel and 50% maximum photon detection probability (PDP), result in a sensor particularly well suited for fast acquisition fluorescence lifetime imaging microscopy (FLIM) experiments, for which we demonstrate reduced dispersion versus a single-gated sensor.

  • Files
  • Details
  • Metrics
Type
research article
DOI
10.1109/TED.2022.3168249
Web of Science ID

WOS:000799580900001

Author(s)
Wayne, Michael  
Ulku, Arin  
Ardelean, Andrei  
Mos, Paul  
Bruschini, Claudio  
Charbon, Edoardo  
Date Issued

2022-05-16

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Published in
Ieee Transactions On Electron Devices
Volume

69

Issue

6

Start page

2865

End page

2872

Subjects

Engineering, Electrical & Electronic

•

Physics, Applied

•

Engineering

•

Physics

•

logic gates

•

single-photon avalanche diodes

•

field programmable gate arrays

•

photonics

•

transistors

•

universal serial bus

•

timing

•

cmos

•

fluorescence lifetime imaging microscopy (flim)

•

image sensor

•

phasor analysis

•

single-photon avalanche diode (spad)

•

time gating

•

time resolved

•

arrays

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
AQUA  
Available on Infoscience
June 6, 2022
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/188274
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés