Skip to main content
Infoscience
English
French
Log In
Log in with EPFL account
Infoscience
English
French
Log In
Log in with EPFL account
Home
Academic and Research Output
Conferences, Workshops, Symposiums, and Seminars
Design trade-offs in ultra-low-power CMOS and STSCL digital systems
conference paper
Design trade-offs in ultra-low-power CMOS and STSCL digital systems
Tajalli, A.
•
Leblebici, Y.
2011
Proceedings of 20th European Conference on Circuit Theory and Design
20th European Conference on Circuit Theory and Design
Details
Metrics