Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Design trade-offs in ultra-low-power CMOS and STSCL digital systems
 
conference paper

Design trade-offs in ultra-low-power CMOS and STSCL digital systems

Tajalli, A.
•
Leblebici, Y.  
2011
Proceedings of 20th European Conference on Circuit Theory and Design
20th European Conference on Circuit Theory and Design
  • Details
  • Metrics
Type
conference paper
Author(s)
Tajalli, A.
Leblebici, Y.  
Date Issued

2011

Publisher place

Linköping, Sweden

Published in
Proceedings of 20th European Conference on Circuit Theory and Design
Start page

544

End page

547

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSM  
Event nameEvent placeEvent date
20th European Conference on Circuit Theory and Design

Linköping, Sweden

August 29-31

Available on Infoscience
November 1, 2011
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/72159
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés