Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Technology Legalization and Optimization for Adiabatic Quantum-Flux Parametron
 
research article

Technology Legalization and Optimization for Adiabatic Quantum-Flux Parametron

Lee, Siang-Yun
•
Tempia Calvino, Alessandro  
•
Riener, Heinz
Show more
January 1, 2025
IEEE Transactions On Computer-aided Design Of Integrated Circuits And Systems

Adiabatic quantum-flux parametron (AQFP) is an energy-efficient superconducting technology. Before physical design can be performed, AQFP technology mapping involves not only mapping logic into supported gate types but also legalizing the circuit to fulfill the technology-imposed constraints on path balancing and fanout branching by inserting buffer and splitter cells. These cells account for a significant amount of the circuit's area, delay, as well as for increasing energy consumption. In this article, we 1) identify that the AQFP legalization problem is a scheduling problem; 2) propose linear-time depth-optimal scheduling and irredundant buffer insertion algorithms; 3) present heuristic optimization algorithms to further reduce buffer count; and 4) suggest an unsupervised design space exploration approach for AQFP technology mapping, mixing, and interleaving logic optimization and technology legalization. Experimental results show that our design space exploration, utilizing the proposed technology legalization and optimization flow, achieves 44% improvement on the energy-delay product compared to the state of the art.

  • Files
  • Details
  • Metrics
Type
research article
DOI
10.1109/TCAD.2024.3434385
Web of Science ID

WOS:001385382400030

Author(s)
Lee, Siang-Yun

Cadence Design Syst GmbH

Tempia Calvino, Alessandro  

École Polytechnique Fédérale de Lausanne

Riener, Heinz

Cadence Design Syst GmbH

De Micheli, Giovanni  

École Polytechnique Fédérale de Lausanne

Date Issued

2025-01-01

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Published in
IEEE Transactions On Computer-aided Design Of Integrated Circuits And Systems
Issue

1

Start page

186

End page

199

Subjects

Logic gates

•

Optimization

•

Circuits

•

Logic

•

Design automation

•

Costs

•

Schedules

•

Adiabatic quantum-flux parametron (AQFP)

•

logic synthesis

•

superconducting electronics

•

technology mapping

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSI1  
FunderFunding(s)Grant NumberGrant URL

SNF

200021_1920981

Available on Infoscience
January 28, 2025
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/245589
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés