Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays
 
research article

Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays

Ansaloni, Giovanni  
•
Tanimura, Kazuyuki
•
Pozzi, Laura
Show more
2012
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Coarse-grained reconfigurable arrays (CGRAs) are a promising class of architectures conjugating flexibility and efficiency. Devising effective methodologies to map applications onto CGRAs is a challenging task, due to their parallel execution paradigm and constrained hardware resources. In order to handle complex applications, it is important to devise efficient strategies to partition a kernel into pieces that obey resource constraint and methodologies to schedule them on the underlying hardware. In this paper, we tackle these problems by proposing algorithms to address partitioning based on recursive searches over abstract trees. A novel scheduling strategy is also described that, leveraging differences in delays of various operations, is able to efficiently map operations on CGRA architectures. Experimental evidence on kernels derived from a diverse set of data flow graphs and EEMBC benchmarks demonstrate the efficacy of the described methods, which, when combined, achieve a higher runtime performance on a given mesh size than state-of-the-art approaches (as much as 38% for the benchmark applications considered).

  • Files
  • Details
  • Metrics
Type
research article
DOI
10.1109/Tcad.2012.2209886
Web of Science ID

WOS:000311358700002

Author(s)
Ansaloni, Giovanni  
Tanimura, Kazuyuki
Pozzi, Laura
Dutt, Nikil
Date Issued

2012

Publisher

Institute of Electrical and Electronics Engineers

Published in
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume

31

Issue

12

Start page

1803

End page

1816

Subjects

Coarse-grained reconfigurable architectures

•

partitioning

•

scheduling

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
ESL  
Available on Infoscience
February 27, 2013
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/89202
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés