Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. FADE: A Programmable Filtering Accelerator for Instruction-Grain Monitoring
 
conference paper

FADE: A Programmable Filtering Accelerator for Instruction-Grain Monitoring

Fytraki, Sotiria  
•
Vlachos, Evangelos  
•
Kocberber, Onur  
Show more
2014
Proceedings of the 20th IEEE International Symposium On High Performance Computer Architecture
20th IEEE International Symposium On High Performance Computer Architecture (HPCA-2014)

Instruction-grain monitoring is a powerful approach that enables a wide spectrum of bug-finding tools. As existing software approaches incur prohibitive runtime overhead, researchers have focused on hardware support for instruction-grain monitoring. A recurring theme in recent work is the use of hardware-assisted filtering so as to elide costly software analysis. This work generalizes and extends prior point solutions into a programmable filtering accelerator affording vast flexibility and at-speed event filtering. The pipelined microarchitecture of the accelerator affords a peak filtering rate of one application event per cycle, which suffices to keep up with an aggressive OoO core running the monitored application. A unique feature of the proposed design is the ability to dynamically resolve dependencies between unfilterable events and subsequent events, eliminating data-dependent stalls and maximizing accelerator’s performance. Our evaluation results show a monitoring slowdown of just 1.2-1.8x across a diverse set of monitoring tools.

  • Files
  • Details
  • Metrics
Type
conference paper
DOI
10.1109/HPCA.2014.6835922
Author(s)
Fytraki, Sotiria  
Vlachos, Evangelos  
Kocberber, Onur  
Falsafi, Babak  
Grot, Boris  
Date Issued

2014

Published in
Proceedings of the 20th IEEE International Symposium On High Performance Computer Architecture
Start page

108

End page

119

Subjects

Generalized Hardware Accelerator for Debugging

•

Instruction-grain Monitors

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
PARSA  
Event nameEvent placeEvent date
20th IEEE International Symposium On High Performance Computer Architecture (HPCA-2014)

Orlando, Florida, USA

February 15-19, 2014

Available on Infoscience
January 9, 2014
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/99395
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés