Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. A Compact DC and AC Model for Circuit Simulation of High Voltage VDMOS Transistor
 
conference paper

A Compact DC and AC Model for Circuit Simulation of High Voltage VDMOS Transistor

Chauhan, Y. S.  
•
Anghel, C.
•
Krummenacher, F.
Show more
2006
IEEE International Symposium on Quality Electronic Design, ISQED 2006
  • Details
  • Metrics
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés