Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Synchronizing Code Execution on Ultra-Low-Power Embedded Multi-Channel Signal Analysis Platforms
 
conference paper

Synchronizing Code Execution on Ultra-Low-Power Embedded Multi-Channel Signal Analysis Platforms

Dogan, Ahmed Yasir  
•
Braojos Lopez, Ruben  
•
Constantin, Jeremy Hugues-Felix  
Show more
2013
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE)
The Design, Automation and Test in Europe (DATE), 2013

Embedded biosignal analysis involves a considerable amount of parallel computations, which can be exploited by employing low-voltage and ultra-low-power (ULP) parallel computing architectures. By allowing data and instruction broadcasting, single instruction multiple data (SIMD) processing paradigm enables considerable power savings and application speedup, in turn allowing for a lower voltage supply for a given workload. The state-of-the-art multi-core architectures for biosignal analysis however lack a bare, yet smart, synchronization technique among the cores, allowing lockstep execution of algorithm parts that can be performed using the SIMD, even in the presence of data-dependent execution flows. In this paper, we propose a lightweight synchronization technique to enhance an ULP multi-core processor, resulting in improved energy efficiency through lockstep SIMD execution. Our results show that the proposed improvements accomplish tangible power savings, up to 64% for an 8-core system operating at a workload of 89 MOps/s while exploiting voltage scaling.

  • Files
  • Details
  • Metrics
Type
conference paper
DOI
10.7873/DATE.2013.090
Author(s)
Dogan, Ahmed Yasir  
Braojos Lopez, Ruben  
Constantin, Jeremy Hugues-Felix  
Ansaloni, Giovanni  
Burg, Andreas Peter  
Atienza Alonso, David  
Date Issued

2013

Published in
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE)
Start page

396

End page

399

Subjects

single instruction multiple data

•

SIMD

•

data level parallelism

•

multi-core architectures

•

parallel computing

•

hardware synchronizer

•

ultra-low-power

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
ESL  
TCL  
Event nameEvent place
The Design, Automation and Test in Europe (DATE), 2013

Grenoble, France

Available on Infoscience
January 8, 2013
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/87696
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés