Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Inter-Plane Communication Methods for 3-D ICs
 
research article

Inter-Plane Communication Methods for 3-D ICs

Rahimian Omam, Somayyeh  
•
Pavlidis, Vasileios  
•
De Micheli, Giovanni  
2012
Journal of Low Power Electronics

Three-dimensional (3-D) integration is an emerging candidate for implementing high performance multifunctional systems-on-chip. Employing an efficient medium for data communication among different planes is a key factor in achieving a high performance 3-D system. Through Silicon Vias (TSVs) provide high bandwidth, high density inter-plane links while facilitating the flow of heat in 3-D circuits. This paper provides an overview of the diverse applications of TSVs within 3-D circuits and surveys the manufacturing and design challenges relating to these interconnects. Inter-plane communication through AC-coupled on-chip inductors is also discussed as an alternative to TSVs. Although there have been several efforts that model the electrical characteristics of these inter-plane communication schemes, the effect that heat can have on the performance of the inter-plane link implemented with either means has not sufficiently been investigated. Consequently, some insight on the effects of thermal gradients on the performance of these links is offered. Results indicate that the electrical performance of TSV is not susceptible to temperature variations. Signal integrity can, however, be degraded in the case of pronounced thermal gradients in contactless 3-D ICs, as demonstrated by a decay of the S-parameters for the investigated inductive links.

  • Files
  • Details
  • Metrics
Type
research article
DOI
10.1166/jolpe.2012.1182
Author(s)
Rahimian Omam, Somayyeh  
Pavlidis, Vasileios  
De Micheli, Giovanni  
Date Issued

2012

Publisher

American Scientific Publishers

Published in
Journal of Low Power Electronics
Volume

8

Issue

2

Start page

170

End page

181

Subjects

3-D integration

•

through silicon via

•

inductive links

•

temperature gradient

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSI1  
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/80114
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés