Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. System design of a 24 GHz phased-array front-end for low-power applications
 
conference paper

System design of a 24 GHz phased-array front-end for low-power applications

Wang, Ban  
•
Tasselli, Gabriele  
•
Botteron, Cyril  
Show more
2012
Proceedings of the 8th Conference on Ph.D. Research in Microelectronics & Electronics
PRIME 2012 - 8th Conference on Ph.D. Research in Microelectronics & Electronics

This paper deals with the design of a 4-channel phased-array receiver Front-End (FE) architecture working at 24 GHz. Targeting low power applications such as radar sensors and medium bit-rate transceivers, a local oscillator shifting architecture is proposed and designed. Some fundamental blocks have been developed in 90nm Complementary Metal-Oxide-Semiconductor (CMOS) technology, namely a low noise amplifier, a vector modulation phase shifter and a quadrature voltage controlled oscillator. Their post-layout simulated data have been used inside the Advanced Design System software environment, together with state-of-the-art models for the mixer and combiner, in order to evaluate the layout effects on the whole FE performance. The proposed phased-array receiver system provides continuous beam steering operation, a noise figure of 3.5 dB and a power consumption of less than 200mW.

  • Files
  • Details
  • Metrics
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés