Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Implementation and validation of a dual P- and M- class compliant PMU prototype based on the delayed in-quadrature interpolated DFT
 
research article

Implementation and validation of a dual P- and M- class compliant PMU prototype based on the delayed in-quadrature interpolated DFT

García-Veloso, César
•
Paolone, Mario  
•
Maza-Ortega, José María
Show more
August 2, 2024
Electric Power Systems Research

In this paper, the design and experimental validation of a prototype phasor measurement unit (PMU) that simultaneously meets the P and M class requirements of the IEC/IEEE Std 60255-118-1-2018 are presented. The device is based on a synchrophasor estimation (SE) algorithm, previously formulated by the authors, which exploits the generation and use of a delayed in-quadrature complex signal to mitigate the self-interference of the fundamental tone. The method is deployed to a NI CompactRIO-9039 platform, requiring a total use of 19.2% flip-flops, 50.6% LUTs, 77.9% DSPs and 13.7% BRAM for a single-channel configuration and operating under a 50-fps report rate, 50 kHz sampling rate, and three nominal cycle observation windows. A PMU calibrator is used to perform a comprehensive metrological analysis of the device and verify its compliance with the standard. The results show that the prototype meets the requirements of both P and M classes with a worst-case measurement reporting latency of 36.21 ms.

  • Files
  • Details
  • Metrics
Type
research article
DOI
10.1016/j.epsr.2024.110777
Author(s)
García-Veloso, César

Universidad de Sevilla

Paolone, Mario  

EPFL

Maza-Ortega, José María

Universidad de Sevilla

Karpilow, Alexandra Cameron  

EPFL

Date Issued

2024-08-02

Publisher

Elsevier

Published in
Electric Power Systems Research
Special issue title

Proceedings of the 23rd Power Systems Computation Conference (PSCC 2024)

Volume

236

Start page

110777

Subjects

Field programmable gate array

•

FPGA

•

IEC/IEEE Std 60255-118-1-2018

•

Interpolated DFT

•

IpDFT

•

Phasor measurement unit

•

PMU

•

Quadrature signal generator

•

QSG

Note

The project that gave rise to these results received the support of a fellowship from “la Caixa” Foundation (ID 100010434). The fellowship code is LCF/BQ/DR20/11790026.

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
DESL  
Available on Infoscience
August 5, 2024
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/240567
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés