Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Snap-On User-Space Manager for Dynamically Reconfigurable System-on-Chips
 
research article

Snap-On User-Space Manager for Dynamically Reconfigurable System-on-Chips

Guerrieri, Andrea  
•
Kashani-Akhavan, Sahand  
•
Asiatic, Mikhail
Show more
January 1, 2019
Ieee Access

Due to increased embedded processing requirements, modern SoCs are becoming heterogeneous computing platforms by combining traditional processing units with custom reconfigurable hardware accelerators (HAs) on an FPGA fabric. However, efficiently managing such HAs in an embedded Linux environment involves handling Linux kernel source code and creating custom device drivers specific to a target platform, therefore negatively impacting development costs, portability and time-to-market. To address this issue, we present LEOSoC, a snap-on user-space manager for dynamically reconfigurable SoCs. Using LEOSoC does not require any specific version of the Linux kernel, nor to rebuild a custom driver for each new kernel release.LEOSoC consists of a base hardware system and a software layer which run on SoCs from various vendors. The system identifies the SoC on which it is running and auto-adapts its communication channels to the HAs accordingly. Furthermore, LEOSoC allows applications to partially or completely change the structure of the HAs at runtime without rebooting the system by leveraging the underlying SoC support for dynamic full/partial FPGA reconfiguration. The system has been tested on multiple commercial off the shelf (COTS) boards from different vendors, each one running different versions of Linux, therefore proving the real portability and usability of LEOSoC in a custom industrial design. Finally, we use a cloud detection algorithm for multispectral image processing as a showcase for LEOSoC's capabilities and performance.

  • Files
  • Details
  • Metrics
Type
research article
DOI
10.1109/ACCESS.2019.2931475
Web of Science ID

WOS:000481692400024

Author(s)
Guerrieri, Andrea  
Kashani-Akhavan, Sahand  
Asiatic, Mikhail
Ienne, Paolo  
Date Issued

2019-01-01

Published in
Ieee Access
Volume

7

Start page

103938

End page

103947

Subjects

Computer Science, Information Systems

•

Engineering, Electrical & Electronic

•

Telecommunications

•

Computer Science

•

Engineering

•

Telecommunications

•

adaptive systems

•

field programmable gate array

•

multithreading

•

reconfigurable architectures

•

system-on-chip

•

operating system

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LAP  
Available on Infoscience
September 5, 2019
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/160835
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés