Loading...
research article
Analysis of Error Recovery Schemes for Networks on Chips
In this article, we discuss design constraints to characterize efficient error recovery mechanisms for the NoC design environment. We explore error control mechanisms at the data link and network layers and present the schemes' architectural details. We investigate the energy efficiency, error protection efficiency, and performance impact of various error recovery mechanisms.
Loading...
Name
Murali_Analysis of Error_10.pdf
Access type
openaccess
Size
127.91 KB
Format
Adobe PDF
Checksum (MD5)
6c0ca5e6994f0115e863a6f7e5bfa35f