Loading...
conference paper
Jitter Tolerance Analysis of Clock and Data Recovery Circuits using Matlab and VHDL-AMS
2005
Proceedings of the Forum on Specification and Design Languages (FDL)
In the scope of the development of a complete top-down design flow targeting clock and data recovery circuits for high-speed data links, we present two methods to analyze the jitter tolerance of such links, based on statistical simulation of incoming data jitter and its effects on the recovered data bit error rate using Matlab. The second method is based on time-domain simulation using VHDL and VHDL-AMS, where the bit-error rate is estimated based on the eye opening in the eye diagram.
Loading...
Name
FDL05_Muller_v2.pdf
Access type
openaccess
Size
425.62 KB
Format
Adobe PDF
Checksum (MD5)
893491c5c29de69f4964ccb87a50cb3c