Optimization of Reliability and Power Consumption in Systems on a Chip
Aggressive transistor scaling, decreased voltage margins and increased processor power and temperature, have made reliability assessment a much more significant issue in design. Although reliability of devices and interconnect has been broadly studied, here we characterize reliability at the system level. Thus we consider component-based System on Chip designs. Reliability is strongly affected by system temperature, which is in turn driven by power consumption. Thus, component reliability and their power management should be addressed jointly. We present here a joint reliability and power management optimization problem whose solution is an optimal management policy. When careful joint policy optimization is performed, we obtain a significant improvement in energy consumption (40%) in tandem with meeting reliability constraint for all operating temperatures.
Simunic_Optimization_05.pdf
openaccess
231.69 KB
Adobe PDF
1183f37ecf99cf28c740203004f0f226
Slides_Simunic_Optimization_05.pdf
openaccess
7.24 MB
Adobe PDF
35acb65019e25867e96b88e2f3795517