A Novel Approach for Network on Chip Emulation
Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of bus-based solutions. NoCs can have regular or ad hoc topologies, and functional validation is essential to assess their correctness and performance. In this paper, we present a flexible emulation environment implemented on an FPGA that is suitable to explore, evaluate and compare a wide range of NoC solutions with a very limited effort. Our experimental results show a speed-up of four orders of magnitude with respect to cycle-accurate HDL simulation, while retaining cycle accuracy. With our emulation framework, designers can explore and optimize a range of solutions, as well as characterize quickly performance figures.
Genko_A Novel_05.pdf
openaccess
169.69 KB
Adobe PDF
a57632e7b94208fd664ec9f0fb7343db
Slides_Genko_A Novel_05.pdf
openaccess
4.72 MB
Adobe PDF
4b5472e32768f094d6e8d96b5f607880