Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Analysis of Dampers in Time-Sensitive Networks With Non-Ideal Clocks
 
research article

Analysis of Dampers in Time-Sensitive Networks With Non-Ideal Clocks

Mohammadpour, Ehsan  
•
Le Boudec, Jean-Yves  
February 28, 2022
Ieee-Acm Transactions On Networking

Dampers are devices that reduce delay jitter in the context of time-sensitive networks, by delaying packets for the amount written in packet headers. Jitter reduction is required by some real-time applications; beyond this, dampers have the potential to solve the burstiness cascade problem of deterministic networks in a scalable way, as they can be stateless. Dampers exist in several variants: some apply only to earliest-deadline-first schedulers, whereas others can be associated with any packet schedulers; some enforce FIFO ordering whereas some others do not. Existing analyses of dampers are specific to some implementations and some network configurations; also, they assume ideal, non-realistic clocks. In this paper, we provide a taxonomy of all existing dampers in general network settings and analyze their timing properties in presence of non-ideal clocks. In particular, we give formulas for computing residual jitter bounds of networks with dampers of any kind. We show that non-FIFO dampers may cause reordering due to clock non-idealities and that the combination of FIFO dampers with non-FIFO network elements may very negatively affect the performance bounds. Our results can be used to analyze timing properties and burstiness increase in any time-sensitive network, as we illustrate on an industrial case-study.

  • Details
  • Metrics
Type
research article
DOI
10.1109/TNET.2022.3152178
Web of Science ID

WOS:000764879600001

Author(s)
Mohammadpour, Ehsan  
Le Boudec, Jean-Yves  
Date Issued

2022-02-28

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Published in
Ieee-Acm Transactions On Networking
Subjects

Computer Science, Hardware & Architecture

•

Computer Science, Theory & Methods

•

Engineering, Electrical & Electronic

•

Telecommunications

•

Computer Science

•

Engineering

•

shock absorbers

•

delays

•

jitter

•

clocks

•

queueing analysis

•

synchronization

•

taxonomy

•

damper

•

time-sensitive network

•

burstiness cascade

•

non-ideal clocks

•

network calculus

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LCA2  
Available on Infoscience
March 28, 2022
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/186600
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés