Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Three-Input Gates for Logic Synthesis
 
research article

Three-Input Gates for Logic Synthesis

Marakkalage, Dewmini Sudara  
•
Testa, Eleonora  
•
Riener, Heinz  
Show more
October 1, 2021
Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems

Most logic synthesis algorithms work on graph representations of logic functions with nodes associated with arbitrary logic expressions or simple logic functions and iteratively optimize such graphs. While recent multilevel logic synthesis efforts focused primarily on graphs with 2-input nodes such as AND and OR gates, the recently proposed paradigm of Majority-Inverter Graphs (MIGs) instead uses the 3-input Majority gate as the node function. As this technique proved to be a success, it is natural to ask: are there other 3-input gates better suited for logic synthesis? Motivated by this question, we investigate the relative advantages of 3-input gates as constituents of logic networks. We consider representative gates from each of the ten nondegenerate 3-input NPN classes and study how powerful they are at representing Boolean functions. Using SAT-based exact synthesis, we evaluate each 3-input gate using the minimum number of such gates (together with inverters) needed to synthesize all 4-input Boolean functions and a subset of frequent 5-input and 6-input Boolean functions. We show that the logic gate Dot(x,y, z) := x circle plus (z boolean OR xy) outperforms the rest in terms of expressive power. We further confirm this observation by showing that Dot-Inverter Graph representations are more than 14% smaller as compared to MIG representations of EPFL benchmarks.

  • Details
  • Metrics
Type
research article
DOI
10.1109/TCAD.2020.3032625
Web of Science ID

WOS:000696668400020

Author(s)
Marakkalage, Dewmini Sudara  
•
Testa, Eleonora  
•
Riener, Heinz  
•
Mishchenko, Alan
•
Soeken, Mathias  
•
De Micheli, Giovanni  
Date Issued

2021-10-01

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Published in
Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems
Volume

40

Issue

10

Start page

2184

End page

2188

Subjects

Computer Science, Hardware & Architecture

•

Computer Science, Interdisciplinary Applications

•

Engineering, Electrical & Electronic

•

Computer Science

•

Engineering

•

3-input gates

•

exact synthesis

•

logic synthesis

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSI1  
Available on Infoscience
October 9, 2021
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/181991
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés