A 0.5 V 2.5 mu W/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13 nW/kB SRAM Retention in 55 nm Deeply-Depleted Channel CMOS

Microcontroller systems operating at low supply voltage in near- or sub-threshold regime suffer both from increased effects of PVT (Process, Voltage, Temperature) variation and from a larger share of leakage on overall power due to the reduced frequency. We show how to overcome these effects for the core and memory by exploiting the strong body factor of deeply-depleted channel CMOS at 0.5 V, compensating frequency over PVT to +/- 6%, achieving 30x frequency and 20x leakage scaling in a 2.56 mu W/MHz 32 bit RISC Core with 3.13 nW/kB 2.5 mu W/MHz SRAM. Frequency-leakage configurability in core and SRAM through adaptive body bias at fixed supply voltage is implemented using a novel automatic analog-assisted I-ON-controlled approach.

Publié dans:
2019 Ieee Custom Integrated Circuits Conference (Cicc)
Présenté à:
40th Annual IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, Apr 14-17, 2019
Jan 01 2019
New York, IEEE

 Notice créée le 2019-12-22, modifiée le 2020-01-06

Évaluer ce document:

Rate this document:
(Pas encore évalué)