Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Exact Synthesis of Boolean Functions in Majority-of-five Forms
 
conference paper

Exact Synthesis of Boolean Functions in Majority-of-five Forms

Chu, Zhufei
•
Haaswijk, Winston Jason  
•
Soeken, Mathias  
Show more
2019
2019 IEEE International Symposium On Circuits And Systems (Iscas)
2019 IEEE International Symposium on Circuits and System (ISCAS)

Recent studies show that majority-based logic synthesis is beneficial for both traditional and nanotechnology digital designs. However, most of the existing synthesis algorithms for majority logic generate majority-of-three (M-3) networks. The optimization opportunity for majority logic by using an arbitrary number of odd inputs still requires a large research effort. In this paper, we present an exact synthesis approach for computing Boolean functions in majority-of-five (M-5) forms with a minimum number of operations using Boolean satisfiability. By exploiting the symmetry properties of majority operators, we make use of symbolic encoding method to represent the node functionality and to reduce the number of variables. Moreover, we represent the M-5 forms by M-5-inverter graphs (M(5)IGs) for manipulation, which is an extension of majority-inverter graphs (MIGs). The experimental results on EPFL benchmark suites indicate the proposed method achieves 10.4 % improvement on size and 11.4 % on depth compared to the state-of-the-art exact synthesis method.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/ISCAS.2019.8702141
Web of Science ID

WOS:000483076400069

Author(s)
Chu, Zhufei
Haaswijk, Winston Jason  
Soeken, Mathias  
Wang, Lunyao
Xia, Yinshui
De Micheli, Giovanni
Date Issued

2019

Publisher

IEEE

Publisher place

New York

Published in
2019 IEEE International Symposium On Circuits And Systems (Iscas)
Note

inomplete to update after publication

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSI1  
LSI2  
Event nameEvent placeEvent date
2019 IEEE International Symposium on Circuits and System (ISCAS)

Sapporo, Japan

May 26-29, 2019

Available on Infoscience
February 5, 2019
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/154346
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés