Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Design techniques for a stable operation of cryogenic field-programmable gate arrays
 
research article

Design techniques for a stable operation of cryogenic field-programmable gate arrays

Homulle, Harald
•
Visser, Stefan
•
Patra, Bishnu
Show more
January 5, 2018
Review of Scientific Instruments

In this paper, we show how a deep-submicron field-programmable gate array (FPGA) can be operated more stably at extremely low temperatures through special firmware design techniques. Stability at low temperatures is limited through long power supply wires and reduced performance of various printed circuit board components commonly employed at room temperature. Extensive characterization of these components shows that the majority of decoupling capacitor types and voltage regulators are not well behaved at cryogenic temperatures, asking for an ad hoc solution to stabilize the FPGA supply voltage, especially for sensitive applications. Therefore, we have designed a firmware that enforces a constant power consumption, so as to stabilize the supply voltage in the interior of the FPGA. The FPGA is powered with a supply at several meters distance, causing significant resistive voltage drop and thus fluctuations on the local supply voltage. To achieve the stabilization, the variation in digital logic speed, which directly corresponds to changes in supply voltage, is constantly measured and corrected for through a tunable oscillator farm, implemented on the FPGA. The impact of the stabilization technique is demonstrated together with a reconfigurable analog-to-digital converter (ADC), completely implemented in the FPGA fabric and operating at 15 K. The ADC performance can be improved by at most 1.5 bits (effective number of bits) thanks to the more stable supply voltage. The method is versatile and robust, enabling seamless porting to other FPGA families and configurations.

  • Details
  • Metrics
Type
research article
DOI
10.1063/1.5004484
Author(s)
Homulle, Harald
Visser, Stefan
Patra, Bishnu
Charbon, Edoardo
Date Issued

2018-01-05

Published in
Review of Scientific Instruments
Volume

89

Issue

1

Article Number

014703

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
AQUA  
Available on Infoscience
August 13, 2018
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/147714
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés