Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms
 
conference paper

High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms

Bezati, Endri  
•
Casale-Brunet, Simone
•
Mattavelli, Marco
Show more
July 17, 2016
2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)

The growing complexity of digital signal processing applications make a compelling case the use of high-level design and synthesis methodologies for the implementation on programmable logic devices and embedded processors. Past research has shown that, for complex systems, raising the level of abstraction of design stages does not necessarily come at a penalty in terms of performance or resource requirements. Dataflow programs provide behavioral descriptions capable of expressing both sequential and parallel components of application algorithms and enable natural design abstractions, modularity, and portability. In this paper, an open source tool, implementing dataflow programs onto embedded heterogeneous platforms by means of high-level synthesis, software synthesis and interface synthesis is presented Experimental design results demonstrate the capability and the effectiveness of the tool for implementing a wide range of applications when combined with Vivado HLS.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/SAMOS.2016.7818352
Author(s)
Bezati, Endri  
•
Casale-Brunet, Simone
•
Mattavelli, Marco
•
Janneck, Jorn W.
Date Issued

2016-07-17

Published in
2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)
Start page

227

End page

234

Subjects

Computer architecture

•

Unified modeling language

•

Programming

•

Software

•

Hardware

•

System analysis and design

•

Computational modeling

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
SCI-STI-MM  
Available on Infoscience
March 13, 2018
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/145502
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés