Infoscience

Patent

Orthogonal differential vector signaling codes with embedded clock

Orthogonal differential vector signaling codes are described which support encoded sub-channels allowing transport of distinct but temporally aligned data and clocking signals over the same transport medium. Embodiments providing enhanced LPDDR interfaces are described which are suitable for implementation in both conventional high-speed CMOS and DRAM integrated circuit processes.

Fulltext

  • There is no available fulltext. Please contact the lab or the authors.

Related material