Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Preprints and Working Papers
  4. Implementing super-efficient FFTs in Altera FPGAs
 
Loading...
Thumbnail Image
working paper

Implementing super-efficient FFTs in Altera FPGAs

Leclère, Jérôme  
•
Botteron, Cyril  
•
Farine, Pierre-André  
2015

In this article, an alternative method is proposed to compute a fast Fourier transform (FFT) on Altera FPGAs. This method is using the Altera FFT intellectual property (IP) core, but it is more efficient than the direct use of the Altera FFT IP core, in the sense that the processing time or the resources can be reduced. For the FPGA user, the implementation of the proposed method is more complex than using directly the Altera FFT IP core because additional elements are required, such as a numerically controlled oscillator (NCO) or a memory, a complex multiplier, adders and scaling, but it may be worth it since the decrease in processing time or resources is significant, especially regarding the memory with large FFTs. The proposed method can also be applied to the computation of the convolution or correlation using FFTs.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

Implementing super-efficient FFTs in Altera FPGAs.pdf

Type

Publisher's Version

Access type

openaccess

Size

538.34 KB

Format

Adobe PDF

Checksum (MD5)

b76a5608b10a75157a67495d60f2c877

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés