A Fast Pruning Technique for Low-Power Inexact Circuit Design

<em>Inexact Circuits</em> are circuits in which the accuracy of the output can be traded for cost savings (energy, area and/or delay). In the context of advanced technology scaling and power density increase, inexact circuits appear to be very promising as a solution. In this paper, we present a novel pruning technique developed as a logic level method to select and prune parts of a digital circuit. The error is computed at each pruning step using probabilistic error propagation and Hamming distance computation, making the evaluation possible at runtime. The technique was validated on several parallel adder architectures. Experimental results proved the efficiency of the technique with <em>Energy-Delay-Area</em> product reduction of 1.8× for less than 10<sup>−4</sup>% of relative error on the considered benchmarks at 45-nm technology node.


Published in:
Proceedings of the 6th IEEE Latin American Symposium on Circuits and Systems (LASCAS 2015), 1-4
Presented at:
6th IEEE Latin American Symposium on Circuits and Systems (LASCAS 2015), Montevideo, Uruguay, February 24-27, 2015
Year:
2015
Publisher:
IEEE
Laboratories:




 Record created 2015-01-07, last modified 2018-03-17

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)