When the ARM weakly consistent memory model meets speculation: is it necessary?
Aggressive memory-level-parallelism techniques have provided significant performance gain in Distributed Share Memory Designs. In this paper, we reevaluate speculative memory ordering in the context of Chip Multi-Processors (CMPs) and power-limited computation. We evaluate relative performance between Sequential Consistency, Total Store Order and Relaxed Memory Order on a selection of modern workloads to predict the performance of the ARM weakly consistent memory model.
CS471_proj_slides_Tao_Marc_2011_1222_1.pdf
openaccess
462.37 KB
Adobe PDF
7db609ec80ed6a5c6732c0e25c9e0545
Project_final_report_Tao_Marc_2011_1223.pdf
openaccess
210.23 KB
Adobe PDF
15835725d89b8f5a669e23731be9f69f