Configurable Logic Gates Using Polarity Controlled Silicon Nanowire Gate-All-Around FETs

This work demonstrates the first fabricated 4-transistor logic gates using polarity-configurable, gate-all- around silicon nanowire transistors. This technology enhances conventional CMOS functionality by adding the degree of free- dom of dynamic polarity control (n or p-type). In addition, devices are fabricated with low, uniform doping profiles, reducing constraints at scaled technology nodes. We demonstrate through measurements and simulations how this technology can be applied to fabricate logic gates with fewer resources than CMOS. Specifically, full-swing output XOR and NAND logic gates are demonstrated using the same physical 4-transistor circuit.


Published in:
IEEE Electron Device Letters, 35, 8, 880-882
Year:
2014
Publisher:
Piscataway, Institute of Electrical and Electronics Engineers
ISSN:
0741-3106
Keywords:
Laboratories:




 Record created 2014-03-27, last modified 2018-09-13

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)