Loading...
research article
Downscaling and Short Channel Effects in Twin Gate Junctionless Vertical Slit FETs
we present the performance constraints in the design of ultra-thin body Junctionless Vertical Slit Field Effect Transistor (JL VeSFET). A design space that take into account the intrinsic off-current, the sub-threshold swing and the drain induced barrier lowering is investigated with respect to key technological parameters, namely, the doping level in the channel, the minimum slit width, and the effective radius of the slit. This work could serve as a guideline for technology optimization, design and scaling of JL VeSFETs.
Loading...
Name
Downscaling and SCE in VeSFET - INFOSCIENCE_1.pdf
Type
Postprint
Access type
openaccess
Size
737.65 KB
Format
Adobe PDF
Checksum (MD5)
b4cc3308caab09b47b6179d751f8c104