A Hardware-in-the-Loop Test Platform for the Real-Time State Estimation of Active Distribution Networks using Phasor Measurement Units

The paper describes the development and the performance assessment of a Hardware-in-the-Loop (HIL) test platform built as a proof-of-concept of a sub-second State Estimator (SE) of Active Distribution Networks (ADNs). The SE relies on the availability of data coming from Phasor Measurement Units (PMUs). The paper firstly illustrates the architecture of the experimental setup, then, by using a SE process developed by the Authors, based on the use of Iterated Kalman Filter (IKF), presents the experimental assessment of the time latencies of the whole process together with the SE accuracy assessment.


Editor(s):
Oyama, Tsutomu
Published in:
Proceedings of the 2013 Cigré SC6 Colloquium, -, -, 1 - 6
Presented at:
2013 Cigré SC6 Colloquium, Yokohama, Japan, October 6-9, 2013
Year:
2013
Publisher:
Paris, France, Cigré - Conseil International des Grands Réseaux Électriques
Keywords:
Laboratories:


Note: The status of this file is: EPFL only


 Record created 2013-08-27, last modified 2018-01-28

External link:
Download fulltext
n/a
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)