Design of a parallel low power flash A/D converter for the sub-sampling IR-UWB receiver

This paper presents the design of a dual-channel 4-bit analog-to-digital converter (ADC) for the sub-sampling impulse radio ultra-wideband receiver with the sampling rate of 2.112 GS/s. The ADC's specifications are optimized at the system level. Two parallel channels help to achieve high conversion speed and low power consumption. To tackle the problem of clock mismatch between the channels, a twice sampling front end is used. An improved averaging termination technique using intended asymmetric spatial filter response is proposed. This circuit is designed in a 0.13 mu m CMOS technology with 1.2 V power supply. Simulation results show a 26 dB SNDR at 2.112 GHz sampling rate with 36 mW power consumption and the effective figure of merit value is 0.24 pJ/step.


Published in:
Analog Integrated Circuits And Signal Processing, 74, 1, 255-266
Year:
2013
Publisher:
Dordrecht, Springer Verlag
ISSN:
0925-1030
Keywords:
Laboratories:




 Record created 2013-03-28, last modified 2018-09-13


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)