Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Design Methodology for Ultra Low-Power Analog Circuits using Next Generation BSIM 6 Compact Model
 
conference paper

Design Methodology for Ultra Low-Power Analog Circuits using Next Generation BSIM 6 Compact Model

Enz, Christian  
•
Mangla, Anurag  
•
Chalkiadaki, Maria-Anna  
2012
Nanotechnology 2012: Electronics, Devices, Fabrication, MEMS, Fluidics and Computational
Nanotech 2012

The design of analog circuits strongly relies on the accuracy of the models available in the circuit simulators. The recently proposed BSIM6 bulk MOSFET compact model is set to replace the hitherto widely used BSIM3 and BSIM4 models as the de-facto industrial standard. Unlike its predecessors which were threshold voltage based, the BSIM6 core is charge-based and thus physically continuous at all levels of inversion and from linear region to saturation region. Hence, it lends itself conveniently for the use of a design methodology suited for low-power analog circuit design and based on the inversion coefficient (IC). The IC based design methodology that has been extensively used in conjugation with the EKV model allows to make simple calculations of, for example, transconductance efficiency, gain bandwidth product, input-referred noise, mismatch offsets etc. This methodology helps to make a near-optimal selection of transistor dimensions and operating points even in moderate and weak inversion regions. This paper will discuss the IC based design methodology and its application to the next generation BSIM6 compact MOSFET model.

  • Details
  • Metrics
Type
conference paper
Author(s)
Enz, Christian  
Mangla, Anurag  
Chalkiadaki, Maria-Anna  
Date Issued

2012

Published in
Nanotechnology 2012: Electronics, Devices, Fabrication, MEMS, Fluidics and Computational
ISBN of the book

978-1-4665-6275-2

Volume

2

Start page

730

End page

733

Note

Invited Paper

URL

URL

http://www.nsti.org/procs/Nanotech2012v2/10/T2.202
Editorial or Peer reviewed

NON-REVIEWED

Written at

EPFL

EPFL units
ICLAB  
Event nameEvent placeEvent date
Nanotech 2012

Santa Clara, CA, USA

May 12-16, 2012

Available on Infoscience
March 27, 2013
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/90600
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés