Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Threshold voltage in Tunnel FETs: physical definition, extraction, scaling and impact on IC design
 
conference paper

Threshold voltage in Tunnel FETs: physical definition, extraction, scaling and impact on IC design

Boucart, Kathy  
•
Ionescu, Adrian M.  
2007
Essderc 2007: Proceedings Of The 37Th European Solid-State Device Research Conference
37th European Solid-State Device Research Conference

This work reports on the physical definition and extraction of threshold voltage in Tunnel FETs based on numerical simulation data. It is shown that the Tunnel FET has the outstanding property of having two threshold voltages: one in terms of gate voltage, V-TG, and one in terms of drain voltage, V-TD. These threshold voltages can be physically defined based on the saturation of the barrier width narrowing with respect to V-G or V-D. The extractions of V-TG and V-TD are performed based on the transconductance change method in the double gate Tunnel FET with a high-k dielectric, and a systematic comparison with the constant current method is reported. The effect of gate length scaling on these threshold voltages, current, conductance characteristics, g(m)/I-D and g(m)/g(ds) of the Tunnel FET is investigated for the first time.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/ESSDERC.2007.4430937
Web of Science ID

WOS:000252831900065

Author(s)
Boucart, Kathy  
Ionescu, Adrian M.  
Date Issued

2007

Publisher

Ieee Service Center

Publisher place

Piscataway, NJ

Published in
Essderc 2007: Proceedings Of The 37Th European Solid-State Device Research Conference
ISBN of the book

978-1-4244-1123-8

Series title/Series vol.

Proceedings of the European Solid-State Device Research Conference

Start page

299

End page

302

Subjects

Transistor

•

Silicon

•

Device

Editorial or Peer reviewed

NON-REVIEWED

Written at

EPFL

EPFL units
NANOLAB  
Event nameEvent placeEvent date
37th European Solid-State Device Research Conference

Munich, GERMANY

Sep 11-13, 2007

Available on Infoscience
July 4, 2012
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/83567
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés