Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Fast and Scalable Temperature-driven Floorplan Design in 3D MPSoCs
 
conference paper

Fast and Scalable Temperature-driven Floorplan Design in 3D MPSoCs

Arnaldo, Ignacio
•
Vincenzi, Alessandro  
•
Rodrigo, Ayala
Show more
2012
Proceedings of the 13th IEEE Latin American Test Workshop (LATW2012)
13th IEEE Latin American Test Workshop (LATW2012)

Temperature-driven floorplaners have been recently proposed to alleviate the thermal problem in 3D multi-processor systems-on-chip (MPSoC). However, the proposed algorithms fail to provide fast placement of the modules when the complexity and the number of functional units in the stack increases. This paper proposes a fast and scalable CPU-GPU implementation of a multi-objective evolutionary algorithm that performs a thermal optimization of complex 3D MPSoCs, capable of obtaining optimal solutions in a reduced time. A comparative study shows that this work outperforms other proposals and reduces the computational time of the thermal optimization of complex architectures.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

SS2-2-LATW2012.pdf

Type

Postprint

Version

http://purl.org/coar/version/c_ab4af688f83e57aa

Access type

openaccess

Size

939.26 KB

Format

Adobe PDF

Checksum (MD5)

09f5aba392dfb89c7c62df2e516bbece

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés