Loading...
research article
Analog property checkers: a DDR2 case study
Jones, Kevin D.
•
Konrad, Victor
•
Nickovic, Dejan
The formal specification component of verification can be exported to simulation through the idea of property checkers. The essence of this approach is the automatic construction of an observer from the specification in the form of a program that can be interfaced with a simulator and alert the user if the property is violated by a simulation trace. Although not complete, this lighter approach to formal verification has been effectively used in software and digital hardware to detect errors. Recently, the idea of property checkers has been extended to analog and mixed-signal systems.
Loading...
Name
10703_2009_Article_85.pdf
Type
Publisher's version
Access type
openaccess
Size
1.25 MB
Format
Adobe PDF
Checksum (MD5)
fd047e1a5c90c1fd6db7de7473967d38