Infoscience

Conference paper

Vertically-Stacked Si Nanowire FETs with sub-micrometer Gate-All-Around polysilicon gates patterned by nanostencil lithography

    Reference

    • EPFL-CONF-167745

    Record created on 2011-07-28, modified on 2016-08-09

Related material