An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth

This paper presents a new methodology allowing to compare several architectures (or microarchitectures) performing the same function and to select the one presenting the smallest total power consumption under fixed supply voltage (Vdd), threshold voltage (Vth) and frequency (f ) constraints. The smallest total power consumption, which is closely related to the architecture, results clearly from a tradeoff between static and dynamic power. Static power reduction leads to select architectures with a small number of cells and not with a small number of transitions, as it was the case when only dynamic power reduction was targeted. As an example, this methodology is applied to the selection of the lowest power consuming architecture among a set of eleven 16 bit multipliers.


Published in:
Journal of Low Power Electronics, 1, 1, 3-10
Year:
2005
Keywords:
Laboratories:


Note: The status of this file is: EPFL only


 Record created 2011-07-28, last modified 2018-09-13

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)