Flexible Ultra Low Power Successive Approximation Analog-to-Digital Converter with Asynchronous Clock Generator
An ultra low power 8-bit current-mode successive approximation (SAR) analog-to-digital (ADC) converter for Wireless Sensor Network (WSN) applications is presented. The proposed ADC contains a new asynchronous clock generator, which works only during data processing and is turned off afterwards, thus enabling a power saving mode. The clock generator is controlled by a bias current, and can be adjusted for a wide range of sampling frequencies. The proposed ADC with the clock generator occupy a chip area of 3500 μm2 and dissipate 400nW power from a 0.6V supply voltage in a CMOS 0.18-μm technology, enabling input data processing with a frequency of 100 kHz.
RDl_2007c.pdf
restricted
656.9 KB
Adobe PDF
9d65a3c2973f592812fd5a111f1a30a4