Digital circuit techniques for mixed analog/digital circuits applications

This paper presents a detailed analysis of CSL (Current Steering Logic) [1] and compares its characteristics with FSCL (Folded Source Coupled Logic) [1,2,3], two logic families intended to be applied in mixed-mode CMOS circuits. These logic families generate small current spikes compared to the CMOS static family. They feature high robustness to process fluctuations, and are capable to operate at low quiescent current and power supply voltage. Simulation results, based on ES2 0.7 CMOS low voltage technology, are presented.

Published in:
Icecs 96 - Proceedings of the Third Ieee International Conference on Electronics, Circuits, and Systems, Vols 1 and 2, 956-959
Times Cited: 0
3rd IEEE International Conference on Electronics, Circuits, and Systems (ICECS 96)
Oct 13-16, 1996
Rhodes, greece

 Record created 2010-10-21, last modified 2018-01-28

Rate this document:

Rate this document:
(Not yet reviewed)