Infoscience

Conference paper

Scalable Instruction Set Simulator for Thousand-core Architectures Running on GPGPUs

    Keywords: ISS ; ManyCore ; GPGPU ; CUDA

    Reference

    • EPFL-CONF-149958

    Record created on 2010-07-12, modified on 2016-08-08

Related material