Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Lukasiewicz Fuzzy Logic Networks and Their Ultra Low Power Hardware Implementation
 
conference paper

Lukasiewicz Fuzzy Logic Networks and Their Ultra Low Power Hardware Implementation

Dlugosz, Rafal Tomasz  
•
Pedrycz, Witold
2009
Proceedings of the 12th European Symposium on Artificial Neural Networks (ESANN)
12th European Symposium on Artificial Neural Networks (ESANN)

In this paper, we propose a new category of current-mode Łukasiewicz OR and AND logic neurons and logic networks and show their ultra low power realization. The introduced circuits can operate with very low input signals that set up the operating point of transistors in the subthreshold region. In this region, the mismatch between transistors has much stronger impact on the current mirror gain than in the strong inversion region. The proposed solution minimizes this problem by reducing the number of current mirrors between the input and output of the neuron to only one.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

[Dlugosz09]c_ESANN_2009_23_LUK.pdf

Access type

restricted

Size

859.68 KB

Format

Adobe PDF

Checksum (MD5)

8de25b2c4a5fed1cf928a51dc4f0f2f5

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés