Loading...
conference paper not in proceedings
Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits
2009
A new approach for inserting repeaters in 3-D interconnects is proposed. The allocation of repeaters along an interplane interconnect is iteratively determined. The proposed approach is compared with two other techniques based on conventional methods used for 2-D interconnects. Simulation results show that the proposed approach decreases the total wire delay up to 42% as compared to conventional approaches. The complexity of the proposed algorithm is linear to the number of planes that the wire spans.
Loading...
Name
fulltext.pdf
Access type
openaccess
Size
294.17 KB
Format
Adobe PDF
Checksum (MD5)
794f73a6993a18ce8b5b9121a3474afa