Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Optimization of Nanoelectronic Systems Reliability under Massive Defect Density Using Distributed R-Fold Modular Redundancy
 
conference paper

Optimization of Nanoelectronic Systems Reliability under Massive Defect Density Using Distributed R-Fold Modular Redundancy

Stanisavljevic, M.  
•
Schmid, A.  
•
Leblebici, Y.  
2009
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)
IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)

The theoretical analysis of R-fold modular redundancy with distributed voters - distributed R-fold modular redundancy in terms of reliability is presented for the first time to the best of author's knowledge. This technique is compared in terms of resistance to massive levels of defect density expected in future nano-devices to R-fold modular redundancy with a single voter, cascaded R-fold modular redundancy and NAND multiplexing. Optimal partition size analysis and redundancy optimization of distributed R-fold modular redundancy technique has been performed for the first time in the context of a large-scale system. The optimal window of application of different fault-tolerant techniques with respect to defect density, is presented as a way to find the optimum design trade-off between the reliability and power/area.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/DFT.2009.54
Web of Science ID

WOS:000275402500042

Author(s)
Stanisavljevic, M.  
Schmid, A.  
Leblebici, Y.  
Date Issued

2009

Publisher

IEEE Computer Soc Press, Customer Service Center, Po Box 3014, 10662 Los Vaqueros Circle, Los Alamitos, Ca 90720-1264 Usa

Published in
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)
Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSM  
Event nameEvent placeEvent date
IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)

Chicago, Illinois, USA

October 7-9, 2009

Available on Infoscience
November 19, 2009
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/44326
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés