Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. PROTOFLEX: FPGA-accelerated hybrid functional simulator
 
conference paper

PROTOFLEX: FPGA-accelerated hybrid functional simulator

Chung, Eric S.
•
Nurvitadhi, Eriko
•
Hoe, James C.
Show more
2007
Proceedings of the International Parallel and Distributed Processing Symposium

PROTOFLEX is an FPGA-accelerated hybrid simulation/emulation platform designed to support large-scale multiprocessor hardware and software research. Unlike prior attempts at FPGA multiprocessor system emulators, PROTOFLEX emulates full-system fidelity-i.e., runs stock commercial operating systems with I/O support. This is accomplished without undue effort by leveraging a hybrid emulation technique called transplanting. Our transplant technology uses FPGAs to accelerate only common-case behaviors while relegating infrequent, complex behaviors (e.g., I/O devices) to software simulation. By working in concert with existing full-system simulators, transplanting avoids the costly and unnecessary construction of the entire target system in FPGA. We report preliminary findings from a working hybrid PROTOFLEX emulator of an UltraSPARC workstation running Solaris 8. We have also started developing a novel multiprocessor emulation approach that interleaves the execution of many (10s to 100s) processor contexts onto a shared emulation engine. This approach decouples the scale and complexity of the FPGA host from the simulated system size but nevertheless enables us to scale the desired emulation performance by the number of emulation engines used. Together, the transplant and interleaving techniques will enable us to develop full-system FPGA emulators of up to thousands of processors without an overwhelming development effort. © 2007 IEEE.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/IPDPS.2007.370516
Author(s)
Chung, Eric S.
Nurvitadhi, Eriko
Hoe, James C.
Falsafi, Babak  
Mai, Ken
Date Issued

2007

Published in
Proceedings of the International Parallel and Distributed Processing Symposium
URL

URL

http://ieeexplore.ieee.org/iel5/4203121/4227918/04228244.pdf?tp=&arnumber=4228244&isnumber=4227918
Editorial or Peer reviewed

NON-REVIEWED

Written at

EPFL

EPFL units
PARSA  
Event placeEvent date
Available on Infoscience
April 6, 2009
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/36962
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés